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Abstract
Symbol Timing Recovery is at the heart of synchronization for telecommunications systems at
the bit level. The goal is to resample the input so that there is one sample at the center of each
symbol duration, and an integral sample-per-symbol rate. These goals are achieved through
the use of digital phaselock loops and resampling techniques such as polyphase resampling.
The system is integrated and designed for the specific needs of the North American Digital
Cellular standard.
A study of the design criteria for phaselock loops results in knowledge of the relationship
between the design parameters and the performance of the DPLLs. Many variations of
resampling algorithms are explored to achieve not only functionality but also efficiency.
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Chapter 1: Introduction
In modern digital telecommunications, it is necessary not only to transmit and receive
information, but also to synchronize the transmission and reception so that decoding of the
transmitted symbols is possible. The process of synchronization happens at three levels.
First, whenever there is a carrier, we have a problem of "carrier synchronization". This
involves generating a reference carrier used by the data receiver to create a baseband data
signal. Second, there is the problem of "bit synchronization," or symbol timing recovery.
At this level, the receiver clock must synchronize with the symbols in the baseband signal.
The third level includes problems of "word, frame and packet synchronization," which is
usually solved by inserting special synchronization messages in the data sequence, [1]. This
thesis addresses the second level of synchronization problem: symbol timing recovery. In
particular, the timing recovery system discussed in this thesis is tailored towards the North
America Digital Cellular (NADC) standard for cellular phone system, although
conceptually it can be used for timing recovery of many modulation schemes, as long as the
resulting signal is somewhat periodic with regard to the symbol rate. This chapter gives an
overview of the problem and the approach taken in this thesis.
1.1 Background
In radio frequency (RF) digital communication systems, the information-carrying digital
signals are usually modulated onto a carrier before transmission. During modulation, one
or more attributes of an RF analog carrier is altered: combinations of the carrier's
amplitude, phase, or frequency are changed to represent the digital information. This is an
extensively studied problem, and many digital modulation schemes, such as Phase Shift
Keying (PSK), Frequency Shift Keying (FSK), Amplitude Shift Keying (ASK), Differential
Phase Shift Keying (DPSK), just to name a few, have already been established, [2].
In order to recover (or demodulate) the digital information from the received RF signal, the
receivers have to reverse not only the intentional operations performed by the modulator,
but also the unintentional effects caused by the transmission channel. It is therefore
necessary to acquire the carrier's phase and frequency information, and to correct for the
channel induced amplitude and phase distortions. In addition, the receiver must recreate
the symbol rate timing information to ensure sampling at times that are optimal for symbol
decision, [2].
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Digital modulation and demodulation are essential building blocks of modem radio
communication systems. One popular communication system is the one specified by the
North America Digital Cellular (NADC) standard, which is the basis of the American
cellular telephone system. The modulation scheme used in this system is n Differential
Quadrature Phase Shift Keying (DQPSK): the modulating signal for this system is defined
in [3]. Some work has been done to model the modulation (transmitter) and demodulation
(receiver) for the X DQPSK signal specified in the NADC standard, assuming perfect
channel equalization, known carrier phase, and correct symbol timing, [4]. This thesis
addresses the problem of symbol timing recovery, while still assuming perfect channel
equalization and known carrier phase.
1.2 Symbol Timing Recovery Problem
In digital receivers, the received RF carrier is down-converted to an intermediate frequency
(IF), then sampled and digitized. The sampling rate is frequently unrelated to the symbol
rate; therefore, the samples are usually not taken as desired. What are the desired sampling
times? Two criteria dictate the required sample times. First, there should be a sample at
the middle of each symbol duration. Second, there should be an integral number of samples
per symbol. The first criterion arises from the fact that intersymbol interferences are
minimized at the center of each symbol duration; a sample at this instant will optimize the
decoding accuracy. The second criterion exists mainly because non-integral multiples of
samples per symbol will not only increase computational complexity, but also will make
maintaining the first criterion impossible. With these criteria in mind, the problem of
symbol timing recovery is basically: how can one create a digital waveform composed of
the "desired" samples, given the original samples that are taken at the "wrong" times?
1.3 Approach
The problem of symbol timing recovery is essentially that of resampling the input waveform
at different phases and rates. However, it is not possible to solve it as a DSP fractional
resampling problem. First of all, it is unreasonable to assume that the ratio between the
original sampling rate and the desired sampling rate is rational. Any approximation will
eventually cause significant problems as the rounding error accumulate. Also, given the
distortions caused by the communication channels, it is not realistic to expect the original
sampling rate to always be constant. Therefore, one must solve the symbol timing recovery
problem through a time varying, or, adaptive, system. The problem can be divided into two
parts. The first is to estimate and regenerate the symbol timing clock from the received
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signal. The second is to interpolate or convert the signal from the original sampling rate to
a rate which is an integer multiple of the symbol timing clock rate, with a phase that aligns
the samples to the center of each symbol duration.
In order to generate the symbol clock and extract timing information, it is necessary for the
input signal to be somewhat periodic with respect to the symbol period. Later in this
thesis, the characteristics of a DQPSK signal and the operations required to extract its
inherent symbol periodicity will be discussed. From this periodicity, some variations of a
digital phaselock loop can be used to derive the sinusoidal symbol timing clock. Once the
sinusoidal clock is derived, sample timing information can be easily extracted.
Given the resampling timing information, the problem now reduces to a rate and phase
conversion problem. Many different resamplers can be used, depending on the
computational restrictions and the interpolation accuracy requirements. Schemes
developed with the concept of digital signal processing include analog resampling,
fractional decimation, and polyphase implementation. Other interpolation schemes include
variations of polynomial interpolation and piecewise function approximations.
1.4 Organization
This thesis is divided into five chapters. The present chapter gave an overview of symbol
timing recovery and outlined the approach to the problem. Chapter 2 discusses phase lock
loops, the scheme used in the system to generate a symbol timing clock. Chapter 3
explores different kinds of resamplers. Chapter 4 describes the NADC modulation scheme
and shows how the phaselock loop and the resampler are integrated into a complete symbol
timing recovery system. Chapter 5 summarizes the results of this thesis. For reasons of
brevity, many mathematical derivations are eliminated from the chapters. However, readers
can find pertinent details in the Appendix.
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Chapter 2: Digital Phaselock Loop (DPLL)
Phaselock loops (PLLs) have long been in use as a synchronization tool for information
reception. Examples of their applications include horizontal and vertical scans in television
receivers, reception of weak space signals in satellite launching, and tracking of moving
vehicles, [5, Ch. 1]. It is suitable in situations where the input signal has a certain degree of
periodicity but is not periodic enough to provide easily extractable timing information. The
PLL tracks this desirable periodic component and presents timing information in the form
of a highly periodic timing clock.
In order to resample a modulated digital waveform according to symbol timing
information, one might want to genreate a clock signal operating at the symbol frequency.
One way to generate such a clock is using a digital phaselock loop (DPLL). This chapter
begins with an explanation of the basic principles behind continuous time phaselock loops
(PLL), as a digital phaselock loop can easily be derived from an analog PLL.
2.1 Analog Phaselock Loop
The basic PLL is shown in Figure 2-1, and contains three major components: a phase
detector (PD), a lowpass loop filter, and a voltage-controlled oscillator (VCO), [2, Ch.8].
y(t)
Figure 2-1: Basic Phaselock Loop
The VCO is an oscillator that produces a sinusoidal output whose frequency is a linear
function of its input voltage in a certain input range. A zero input voltage will cause the
VCO to produce a sinusoid at the central frequency, oo; a positive input voltage will cause
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the output frequency to be above o, while a negative input voltage will cause it to be
below. The phase detector (PD) produces e(t), a measure of phase difference between x(t),
the input to the PLL, and r(t), the local carrier replica (output of the VCO). As x(t) and
r(t) change with respect to each other, e(t) (sometimes referred to as the phase error)
becomes a time-varying signal into the lowpass loop filter. (The lowpass characteristic of
the loop filter will be justified later.) The output of the lowpass loop filter, y(t), governs
the behavior of the VCO, which produces r(t).
To see how a PLL works, we examine the simple case of a sinusoidal input. Consider an
input of the form
x(t) = sin[ot + 0(t)] (2.1.1)
where Ox(t) is a slowly varying phase. Similarly, consider a VCO output of the form
r(t) = 2cos[tOot + 0r(t)] (2.1.2)
The output of the phase detector will be of the form
e(t) = r(t)x(t)
= 2 cos[o0 t + Or(t)] sin[o t + Ox (t)]
= sin[0x(t)- Or(t)] + sin[2 oot + Ox(t) + Or(t)]
(2.1.3)
Assuming that the loop filter is an ideal lowpass filter with cutoff well below 2o, the
second term will disappear, resulting in a VCO input that can be approximated to have the
form
y(t) _ sin[Ox(t)- Or(t)] (2.1.4)
It is desirable to have a VCO output of this form because it is dependent only on the phase
difference of the inputs to the PD. The instantaneous frequency derivation of the VCO is
defined to be:
Ao(t) = dt [r (t)] (2.1.5)
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From the definition of the VCO's operation, one has:
d
A@(t) = d[0(t)] = Ko y(t)dt
= Ko e(t)* f (t)
= Ko [0x(t) - 0r(t)]* f(t) (assuming sin x x)
(2.1.6)
HereKo denotes the gain factor of the VCO, f(t) denotes the impulse response of the LPF,
the notation * denotes the convolution operation, [6]. The small angle approximation
(sin x x) will be accurate when the loop is close to phase lock (small phase error), which
is the case during normal operation. This linear differential equation in Or(t) is known as
the linearized loop equation.
Taking the Fourier transform of the linearized loop equation, we get the following
equation:
dt [r (t)] = Ko[Ox(t)-r(t)]*f(t)
jweOr(c) = Ko [Ox(o)-eOr(o)]F(o)) (2.1.7)
We rearrange the equation to derive the closed-loop frequency response of the PLL:
eOr(O) Ko F(o)
Ox (o) j + KoF(co)
Or, using Laplace transforms and with a slight abuse of notation, we obtain the closed-loop
transfer function:
Or (S) Ko F(s)
O, (s) s + Ko F(s)
Appendix A shows an alternative derivation of the transfer function.
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Having developed the closed-loop transfer function, we are now ready to examine the
steady state responses of the loop to various input stimuli.
2.2 Steady State Characteristics of an Analog Phaselock Loop
We can also derive the transfer function between the phase error term and the input. It
turns out to be:
3e(s) = 1 r(._ ) = 1 (2.2.1)
Ox (S) Ox (S) 1 + KoF(s) / s
This transfer function, along with the final value theorem of Laplace transforms, can be
used to determine the steady state error response. The final value theorem states that,
when the limit for t - oo exists,
lim e(t) = lim sE(s) (2.2.2)
t-+-~o s--O
Combining Equation 2.2.1 and Equation 2.2.2 yields:
limOe(t) = lim (2.2.3)t- .S-O S + Ko F(s)
The following example demonstrates how one can determine the steady state response of
the error term for a phase step input. A phase step input has the following form:
ox(t) = A(u(t) (2.2.4)
where A(D is the magnitude of the step. Its Laplace transform is
O (s) = A(D (2.2.5)
Combining Equations 2.2.4 and 2.2.5, we get
im Oe (t) = lim (2.2.6)s-to s+KF(s) 0
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assuming F(O)0O (which is the case since F(s) is a LPF). This means the loop will recover
from the phase step and eventually produce a VCO output with zero phase difference from
the input. Under this condition, x(t) and r(t) are exactly in-phase quadratures with each
other. For reasons of brevity, other analog PLL examples will not be included in this thesis.
Interested readers should consult textbooks such as [2].
So far, nothing has been said about the loop filter F(s) except that it is an LPF. In actuality,
it has a few more restrictions. First, it must ensure the stability of the closed loop behavior
of the PLL. Second, the LPF should be kept in a simple form for the ease of description
and analysis. Third, its bandwidth needs to be narrow enough to be noise resistant yet wide
enough to track frequency deviations. All restrictions considered, a LPF of the form
F(s) = K1 + K2/s is suitable. It yields a second-order closed-loop transfer function,
which is unconditionally stable for positive K1, K2, [5, Ch.2]. It also requires only a very
simple differential equation to describe, which makes analysis feasible. In addition, it can
be tailored to meet the bandwidth requirements, as discussed in later sections.
2.3 Digital Phaselock Loops
Like many filter design procedures, one way to design a digital system whose analog
counterpart is extensively studied is to design the analog system first and convert the
specifications and the system into the digital domain. Such is the case of the DPLL. Two
methods of converting an analog PLL to a DPLL are well known: bilinear transformation
and impulse invariance. In this section, we will discuss the conversion using the bilinear
transformation.
When using the method of bilinear transformation, one achieves the analog to digital
conversion through the following relation between the transfer functions of the two systems
[6, Ch.7]:
Hd(Z) = Ha(S)ls= _-lz (2.3.1)
1+ z-1
Using Equation 2.3.1, expressions for the digital VCO and loop filter shown in Figure 2-2
can be written as the following:
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P(z) = -l
1 --Z -
_+ Z-I 
K(z)
0e
Figure 2-2: Linearized DPLL
It can be shown that the
Figure 2-2, are:
closed-loop transfer functions for the DPLL, as illustrated in
Or(Z) _ (K1 + K2) + K2(2z-') + (K2 - Kl)z-2
(x (z) (1 + K1+ K2)+ 2(K2 - 1)z- +(1- K1+ K2)z - 2
Oe(Z) _ 1- 2z- ' + z -2
eO(z) (1 + K1+ K2)+ 2(K2 - l)z-' +(1- K1+ K2)z -2
(2.3.3)
(2.3.4)
For closed-loop stability, K1 and K2 need to be chosen such that the roots of the
denominator polynomial in the above transfer function have roots of magnitude < 1. With
Equation 2.3.4 and the final value theorem in the discrete time domain, we can predict the
steady state behavior of such a system. The DT final value theorem states that, when the
limit exists, the limiting value of a signal can be found in the following manner:
lim e[n] = lim(z - 1)E(z)
n--oo Z- I4
(2.3.5)
We will examine steady state behavior with three kinds of input disturbances, a phase step,
a frequency step, and a phase ramp. Through these case studies we will gain insight into
what it takes for a DPLL to achieve frequency lock and phase lock.
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(2.3.2)
0y-Y
oX
Or
Phase Step Input
A discrete time step function 0x[n] = A'Du[n] , where A4 is the magnitude of the step, has
the following z-transform:
AtDu[n] -> U(z) = A)lz - 1
With this as the input to the linearized DPLL, the error transfer function is obtained to be:
eeOz)= At (-z)(l+z)
1- z- (+ K1+ K2)+2(K2-1)z- +(1-K+ K2)z-2
~A't)(l( + z~) (2.3.6)(1 + K1 + K2) + 2(K2 - l)z- l + (1- K1 + K2)z-2
Using Equation (2.3.6) and the final value theorem (2.3.5), we can predict the steady state
closed-loop response to a phase step:
lim 0e, [n] = lim(z - )0,e (z) (2.3.7)
2A
(1 + K + K2) + 2(K2 -1) + (1- K1 + K2)
=0 =0
2K2
Unless K2=0 (as in the case of a first order DPLL), the phase error will eventually
converge to zero, resulting in phaselock condition. When this happens, 0,[n] and O[n]
are the same while r[n] and x[n] are in-phase quadrature.
Frequency Step Input
A frequency step input is just a phase ramp, which is a phase step convolved with itself
(0x[n] = Ao u[n]* u[n], where Ao is the magnitude of the frequency step). Its z-transform
is
Atu[n]*u[n] <- A0o[U(z)]2 = AO (2.3.8)
The corresponding error has the transfer function:
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Ao (1- z-')(l_+ z_)
(1 -z )2 (1 + K1+ K2)+ 2(K2 -1)z - ' +(1-K1+ K2)z-2
1 Ao(+z - l)
(1 - z- 1) (1 + K1 + K2)+ 2(K2 - )z-' + (1- K1 + K2)z- 2
(2.3.9)
Using Equation (2.3.9) and the final value theorem (2.3.5), the steady state closed-loop
response to a frequency step is:
lime0, [n] = lim(z - 1)e, (z)
n--o- z-l
=1
(2.3.10)
2Ao
(1+ K1 + K2)+ 2(K2-1)+(1- K1+ K2)
2K2
This constant phase error indicates frequency lock, but not phase lock.
Frequency Ramp Input
A frequency ramp (0x[n] = Ao u[n]*u[n]* u[n], where A6c is the magnitude of the rate of
the frequency increase) has the following z-transform:
Ox() = Z
(1 -z-l
(2.3.11)
Combining Equations 2.3.4 and 2.3.11 yields the error transfer function:
Oe(Z)
Acb (1-Zl)(l+z - 1)
(1 _ Z-)3 (1+ K1+ K2)+ 2(K2 - 1)z- 1+ (1- K+ K2)z-2
1 A6)(1 + z- )
(1 _ Z- )2 (1 + K1 + K2)+ 2(K2 - )z- ' + (1- K1 + K2)z-2
(2.3.12)
Using Equation (2.3.12) and the final value theorem (2.3.5), we can predict the steady state
closed-loop response to a frequency step, assuming it exists:
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lim Oe(n) = lim(z- )e(z) (2.3.13)
n-oo Z--l
1 2Acb
0 (1+K1+K2)+2(K2-1)+(1-K1+K2)
1 AX
,0 2K2
This constant phase error is unbounded for the particular PLL we have designed.
However, it is possible to track a frequency ramp with a higher order PLL. (Unfortunately,
higher order phase lock loops are not unconditionally stable, which limits their usefulness.)
DPLL also can be derived similarly with the impulse invariance method, see Appendix B.
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2.4 Transient Time Analysis
We have shown that, during normal operation, a stable PLL achieves steady state. In other
words, given enough time, the output of the VCO will eventually track the input. The
question is, how long will it take? In this section, we will solve the problem analytically. In
a later section, where we discuss the design parameters of a DPLL, we will experimentally
determine the settling time for a range of parameter values.
Recall that the closed-loop transfer functions we discussed in Section 2.3 have second-
order polynomials in the denominator; thus, they can be written in the following form:
e, (z) A(z) (2.4.1)
, (Z) 1-2rcosOz-l+r2z -2
It can be shown (see Appendix C) that the impulse response of such a second-order
denominator transfer function when A(z)=l has the following form:
h[n] = 2D r cos(On + ;) (2.4.2)(1 + cos 0)2 + sin2 ,
· s oscillation
const
This is nothing but a damped oscillation in discrete time. For A(z) 1, the impulse
response is a finite weighted sum of shifted versions of h[n], see Equations C.2 and C.3.
The poles of the transfer function in the frequency domain, specified by r and 0, have
physical significance in the impulse response: r determines the shape of the envelope while
0 determines the oscillation frequency. Figure 2-3 illustrates a damped oscillatory
sequence.
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r=.97, theta=pi/30, imag(h[n])
0 50 100 150 200 250 300 350 400 450 500
Figure 2-3: Damped Oscillation
From Equation 2.4.1, we can write the error-to-input transfer function in the following
form:
ee(z)
Ex (Z)
(+K+ 2 z
1 - 2rcos 0 z-' + r2 z -2
(2.4.3)
(2.4.4)
Its impulse response is
e (Zareo) < h[n] * - 2[n - 1 8[n - 2
oW, (z) I+KI+K2
We are now ready for transient analysis.
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Phase Step Transient Response
First, we write down the expressions for the phase step input and its corresponding phase
error response:
OA [n] = Du[n]
Oe[n] = Ox[n]*he[n]
(1 z-1)2tI
Oe(Z)= +KI+K2
(1- 2rcos Oz-1 + r 2 z-2)(1_ z- I )
(2.4.5)(1- 2r cosOz-1 + r 2z-2 )
From what we know about second-order systems (see Appendix C), the sequence obtained
by taking the inverse z-transform of Equation (2.4.5) is
2D [ r" cos(On + i) - r n1 cos(0(n - 1)+ )
0,e~ [1 I+K + K2y t(1- cos0)2 +sin2 0)
(2.4.6)
It is difficult to interpret Equation 2.4.6. We modify it in the following manner:
Let D= /(rcos0-1) 2 + sin2 0 ; if we let (rcos0-1)= cos 
D
sin 0
then ~ = sin W.
D
0, [n] =(2D ) rn l[r cos(On + V) - cos(0(n - 1) + ) (2.4.7)(1-cos0) 2 +sin 2 0
After some trigonometric manipulations, we get
0e[n] = ( 2DD 'rnl [ OS n(r cos -cos( - A)) + sin(rsin -sin(0 - A))
+ Ki + K2 (1-cos0) 2 +sin2 0
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(2.4.8)
In order to simplify Equation 2.4.8, we transform it in the same manner that we
transformed Equation 2.4.6 into 2.4.7:
Let M = f(rcos -cos(0- ))2 + (-r sin it - sin(0- iV))2
= /1-2rcos0+r 2;
if we let r cos - cos(0 - ) = co
M
then -rsin - sin(0 - =) sin 
M
2DThus, ef (n 2DM rn-ll[cosOncos + sin0nsint]1+Thus Oe[= + K2)r [ (I-cos O)2 + sin2 0
(2DMD) rn-1 cos(On - ) (2.4.9)
Y1 +Kl+K2)(1-cos 0)2 + sin2 0 v t 
· v- e n oscillation
const
Equation 2.4.9 describes a damped oscillation and can be used to determine the time
required for the phase error oscillation to settle to a sufficiently small amplitude. For
example, suppose we want to find the time it takes for the phase error to settle to 1% of
the phase step magnitude. By substitution and rearranging Equation 2.4.9, we get the
following result:
env[n] =.05q = 2DM~ 1 rn - l (2.4.10)
I+Kl+K2 (1-cos0) 2 +sin2 0
Just for convenience, let L =2DMO(1 + K1 + K2)((1- cos 0)2 + sin2 0)
Taking the logarithm of Equation 2.4.10 yields
= ln(.050) = In L+(n - 1) ln(r)
=ln(.05)-lnL + 1 (2.4.11)
In r
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How accurate is this estimation of settling time? We ran the DPLL simulation results with
parameter values (r, 0) = (0. 9787, 0.0368). Figure 2-4 shows the slowly varying phase term
for the output of the VCO. The estimated settling time (to 1 % of the phase step) is 260
input samples. From Figure 2-4, however, we can see that the settling time is closer to
400. In addition, even after the signal has settled into a steady state, there seems to be a
persistent high frequency noise that never goes away. Where does that high frequency
noise come from?
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Figure 2-4: Transient Response to Phase Step Input
The discrepancy between the estimated and the experimental settling time comes from the
fact that some approximations are used in our analysis. The most obvious is approximating
the DPLL model with the linearized model. While the model gives us insight and a
reasonable prediction on the order of magnitude of the settling time, it is important to
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determine the settling time experimentally when it is a critical issue in the application of the
DPLL. The high frequency noise results from the fact that the loop filter is not an ideal
lowpass filter, i.e., it does not have zero stopband attenuation. In this case, since our input
signal is a single tone sinusoid with one phase step, the high frequency noise that leaks
through is the double carrier frequency term in Equation 2.1.3.
We have already seen that the parameters r and 0 dictate the loop's response. But what
design criteria do we have to meet and what intuitive meaning do these parameters have?
These are all issues important to the design of DPLL. We will devote our next section to
these issues.
2.5 Design of DPLL
In Section 2.1, we examined the principles behind a PLL by going through the expressions
of each node on the loop. While it was necessary for us to write down those exact
equations in order to derive the DPLL and the closed-loop transfer functions, it is possible
to understand PLLs by going through a less rigorous description. We will go through this
qualitative description of PLLs and explain the concept of bandwidth that is very important
to DPLL designs.
Assuming sinusoidal input at the phase detector, multiplying the input by a sinusoid of an
identical or similar frequency modulates the single tone sinusoid to the baseband and
double the carrier frequency. Through the loop filter, the double frequency component is
filtered out. The baseband component, which is roughly equal to the phase error when the
small angle approximation holds, dictates the frequency of the VCO output, driving it in
the direction that reduces the phase error.
From the above description, one might conclude that the bandwidth of the LPF can be wide
as long as it is less than double the carrier frequency. In practice, however, the LPF
sometimes needs to be a lot narrower (such as in our system). This is because the input
signal to the PLL might not always be a perfect sinusoid. We will therefore have to filter
out noise that resides in a frequency range much lower than the double frequency. The
LPF cannot be unduly narrow, either. Why? Because a realistic signal may have slight
frequency deviations. If the LPF is so narrow that it filters out this near baseband phase
error, the VCO will always get zero input, hence producing a sinusoid whose frequency
and phase stay constant and never catch up with that of the input. In other words, the
design of PLLs involves choosing between two engineering trade-offs: tracking bandwidth
(tolerance of frequency deviation) and noise tolerance.
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Another way to understand the concept of bandwidth in PLLs is to look at the transfer
function er(Z) It is essentially an LPF. This makes sense intuitively because the
OE(Z)
component of the VCO output that we want to lock onto is in the baseband; in order for
the VCO output to catch up with the baseband component of the loop input but to ignore
the input noise, an LPF is the right choice. The bandwidth of this transfer function is
significant. For the PLL to track the signal, the frequency component to be locked onto
can vary its frequency as long as it is inside the passband of er(Z) . The input noise can be
more dominant than the component to be locked onto, as long as they are in the stopband
of this transfer function. Unfortunately, Or(Z) is not an ideal lowpass filter or anything
close to it. We would need to use some arbitrary definition of bandwidth to quantify this
concept. Two parameters frequently used to represent bandwidths of PLLs are their
analog natural frequency, or, in the case of DPLLs, their digital pole angle.
The digital pole angle is merely the parameter 0 in Equation 2.5.1. It signifies the
frequency at which the transfer function peaks. Obviously, the larger the value of 0, the
greater the bandwidth of the DPLL, hence greater tracking bandwidth but less noise
tolerance.
The analog natural frequency is the analog counterpart of the digital pole angle. If we
write the denominator of the analog closed-loop transfer function in the form
S2 + 2wCOns + (0n2 , we will find that, for a fixed con, all LPFs wiht different 4 have the same
magnitude response at o = con It is the natural oscillation frequency of its analog
response. Given an analog to digital transformation method, the analog parameter pair
(o0n, ) and the digital pair (0, r) can be used interchangeably to characterize the system.
Another design issue is settling time and steady state variance. As we mentioned in Section
2.4, settling time is best determined experimentally. For the purpose of reference and
rough estimation, Table 1 shows the settling time of a phase step for a range of parameter
values. However, to obtain the exact characteristics of any PLL, one should always
simulate the PLL with the exact parameter values. Figure 2-5 illustrates the steady state
responses of the VCO phase for different parameter values. One can find the variance of
these responses for the specific case of interest if one so desires. Appendix D includes the
code used to generate such results. In the code, the reader can find the relationships
between the parameters.
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Of course, there are ways to track a signal other than using a basic DPLL. Although a
basic PLL satisfied our purpose here, we should know that there are alternative methods
available. However, for now, we go on and explore the topic of interpolation in the next
chapter.
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Chapter 3: Resampling
In his IEEE report [7], Floyd Gardner said:
Interpolation as a Digital Signal Processing (DSP)
operation has been covered extensively in the literature. By
contrast, the role of interpolation in timing adjustment has
had comparatively meager attention... In fact, these latter
references do not speak of "interpolation", but of "digital
phase shifting" ... or of "sampling rate conversion" ...
...the inherent problem of fully digital timing adjustment is
that the signal sampling is not synchronized to the symbol
timing; the two rates are incommensurate and the sample
times never coincide exactly with desired strobe times. ...
... why didn't the timing adjustment problem arise more
clearly in design of digitally implemented telephone-line
modems? The answer is that it did arise, and was solved by
the adaptive equalizers that play so large a role in those
modems. Besides correcting for transmission dispersion,
an equalizer almost incidentally also corrects the timing.
For that reason, timing adjustment itself does not appear
as widely recognized, distinct problem in context of
telephone-line modems....
Such is the context in which the symbol timing problem arises as a resampling problem that
cannot be solved by traditional DSP methods but rather by adjustable timing. In Chapter 1,
the context in which resampling must be done in the symbol timing recovery system has
been described: basically, the other components of the timing recovery system are required
to supply the resampler with the input sequence and the new sampling times, and the
resampler interpolates the input at these given locations. It is also mentioned in Section 1.3
that the basic concept behind resampling to change the sampling phase .or rate is to filter
the waveform with a lowpass filter of variable delay. In this chapter, the concept will be
explained more clearly, and possible improvements will be discussed.
3.1 Resampling with Shifted Lowpass Filter
The process of sampling rate conversion is one of converting the sequence x[n], obtained
by sampling x(t) with period T, to another sequence y[m], obtained from sampling x(t)
with period T', [8]. The process of sampling phase conversion is actually similar to, and
can be combined with, the process of sampling rate conversion. It can be perceived as the
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process of converting the sequence x[n], obtained by sampling x(t) at times nT, to
another sequence y[m], obtained from sampling x,(t) at times mT' + At. The change from
T to T' contributes to the rate change, while the additional shift Atcontributes to the
phase change. In [8], the authors discuss an analog interpretation of the sampling rate
conversion. By going through a similar derivation, we can arrive at a method for arbitrary
phase and rate change by continuous time interpolation.
One obvious way to perform these changes is to reconstruct the continuous time function,
x,(t), from samples of x[n] by lowpass filtering x[n] and then resample x(t) at times
mT' + At to give y[m]. If we use an analog lowpass filter of finite duration, the values of
x,(t) at times mT' + At are determined entirely by the finite set of samples of x[n]. In
other words, for any m, the value of y[m] can be obtained by the following equation, [8]:
N2
y[m]= Xc(t)l,mT'+ = x[n]h(mT'+ At-nT) (3.1.1)
n=NI
where [ N , N2 ] is the range of the values of n involved in the computation of y[m]. From
Equation 3.1.1, it is obvious that, even though h(t) is a continuous-time function, only a
finite set of values of h(t) are used to generate y[m]. We can rewrite Equation 3.1.1 to
make this more obvious:
y[m] = x(N, )h(mT' + At - N T)+...+x(N2 )h(mT' + At - N2 T) (3.1.2)
Let [ t, t2 ] denote the range in which h(t) is non-zero. We can calculate N and N2:
mT'+ At - N2T ti
mT' + At - N T < t2
which can be simplified to the following result:
N =mT'+ At -t2 1 (3.1.3)
TN2=[mT' +At-tJ (
The extension of rate conversion to the combination of rate and phase conversion can be
obtained by realizing that the phase shift, or At, can be a time-varying parameter. In the
above derivation, for each m, the calculation of y[m] requires a different set of h(t) values;
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holding At constant is not a necessary condition. Recall from Chapter 1 that, the DPLL
and the timing extraction component of our timing recovery system provide the resampler
with a different At every sample; thus, this resampling scheme is suitable because it
tolerates varying phase shifts.
The capability to tolerate time-varying phase shifts is also useful for dealing with variable
frequency, as will occur in our system. In data transmission, although the rate will stay
roughly the same, the small drift that needs to be accounted for will be taken care of by
small phase shifts. Figure 3-1 illustrates lowpass filtering followed by resampling to change
rate and phase.
x[n] h(m'T'+dt-t)
,i, Ts A
n=N2
I I
'1 are ~~~~ nT
n=(m'T'+dt-t2)/T n(m'dt-tl )/T
y[m]
I T'
m=m'
Figure 3-1: Changing Sampling Rate and Phase by Analog Reconstruction and
Resampling. In this figure At is denoted by "dt".
When a perfect lowpass filter (whose h(t) is an infinite duration sinc) is used, this
interpolation scheme provides perfect resampling with arbitrary time resolution. In other
words, this interpolation scheme gives us perfect values for any point on the time line.
However, a practical implementation of this system is impossible. The reason is twofold.
First, a reconstruction using an ideal LPF will take an infinite amount of time, and
furthermore, the input itself will not be of infinite duration. Second, even for a finite
duration LPF impulse response, we obtain infinite time resolution, only if we know h(t) at
all t. This eliminates the possibility of speeding up real-time performance by table look-up.
For every input sample, we must compute the h(t) values for that arbitrary phase shift in
real time.
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The first problem mentioned above can be eliminated if, instead of using a perfect lowpass
sinc filter, we settle for a less ideal finite impulse response (FIR) filter. Another way to
avoid infinitely long time delay is to implement infinite impulse response (IIR) filters that
can be implemented with simple difference equations. A plethora of studies have been
done in this area. Some examples include: [6, Ch.7], [8], [9], [10], [11] and [12].
The second problem can be eliminated if we are willing to sacrifice some flexibility in the
choice of the resampled rate and phase. In particular, we need to restrict the ratio of the
input and output sampling rates to be a rational number, and restrict the phase shift to have
only discrete values. With these restrictions, it is even possible to improve the performance
of the resampler with a polyphase implementation. The following section discusses digital
rate and phase change with these restrictions.
3.2 Resampling Digitally
In this section, we will first examine the case of zero phase shift; then, we will specify
restrictions on the discrete values of uniform phase shift, and eventually generalize the
discussion to include time varying discrete phase shift.
If we restrict the ratio of the output and input sampling rates to be a rational number, then
the ratio of their sampling periods, T'/T, can be expressed as a rational fraction M/L,
where both M and L are relatively prime integers. Under such circumstances, only L sets of
samples of h(t) are used. Figure 3-2 shows an example with M=2, L=3. As the figure
clearly demonstrates, the same set of samples of h(t) is used to compute y[m] and y[m+3].
In general, the same set is used for the calculations of y[a+Lb] for any integer a and b.
There are L distinct sets of such values; hence, L sets of h(t) values are used.
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x[n]
alculations for y[m']
culations for y[m'+l]
culations for y[m'+2]
culations for y[m'+3]
1]
Figure 3-2: Calculation of 2/3 Rate Conversion Requires 3 Sets of Samples of h(t).
Since we only need the values of h(t) at a finite number of points, it is not necessary to
process h(t) as a continuous time function. We can now discuss fractional rate change
strictly in discrete time.
In discrete time, a fractional rate change at a sampling period ratio M/L can be perceived as
a combination of interpolation by the integer factor L and decimation by the integer factor
M. Figure 3-3 shows fractional rate change in this manner and indicates the sampling rate
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at each stage of the process. (Readers interested in the basic concept of interpolation and
decimation by integer factors can consult standard textbooks such as [6].)
Interpolation by L Decimation by M
:I rL h2(k) I I'
F=(LM)FF P------- F=LF =(UM)F
Figure 3-3: Fractional Rate Change
Since hl[k] and h2[k] both operate at the rate of LF, we can combine the two and perform
fractional rate change with the structure in Figure 3-4.
x[n] w[k] v[k] AM]
~x[n] q w 7 w ~~F'=(UM)F
Figure 3-4: Simplified Fractional Rate Change
In [8, Ch.2], there is a derivation of the system in Figure 3-4 from the system in Figure 3-3.
Interested readers should consult this reference. For brevity, we will not repeat what has
been said in [8, Ch.2], but will instead take a different approach to arrive at the system in
Figure 3-4.
Recall that, for rate change wiht the ratio M/L, L distinct sets of samples of h(t) are used.
If we combine all of these sets of samples and arrange them in order of their corresponding
sampling time, as in Figure 3-5, we get the same sequence as the one obtained by sampling
h(t) at the rate of LF.
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Figure 3-5: Combining Samples of h(t)
To obtain v[k] in Figure 3-4, we either convolve h[k] with w[k] (the upsampled version of
x[n], operating at the sampling rate of LF), or compute it directly as follows:
v[k]= Yh[k-rL]x[r]
r=--o
(3.1.4)
Decimating v[k] by the factor M yields
y[m] = v[Mk] = h[Mk - rL]x[r]
r=-oo
(3.1.5)
Graphically, y[m] is obtained by sampling v[k] every M samples, as shown in Figure 3-6:
v[k]
Figure 3-6: Decimating v[k] to Obtain y[m], M=3
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So far we have only discussed cases with zero phase shift. What if there is a uniform phase
shift? What should be the restrictions on the discrete values the shift can have? Suppose,
for now, we restrict the time shift to be a multiple N of 1/LF, the sampling period of v[k].
The resulting output will be y'[m] = y[m-NAt] = y[m-N/LF], which can still be obtained
by sampling v[k] every M samples, except that it is now a different set of samples. For
example, in Figure 3-6, if the time shift is At= 1/LF, then the resulting sequence would
consist of the samples marked by the gray dots. If the time shift is 2At, then the resulting
sequence would consist of the samples marked by the white dots.
The restriction to uniform phase or time shift values can be relaxed to give more time
resolution. Suppose we want the time shift to be a multiple of At. We can then use an
h'[k] obtained by sampling h(t) at the rate of 2LF. We would convolve this h'[k] with
w'[k], obtained by upsampling x[n] by 2L to get a v'[k] that has half the sampling period of
the original v[k]. By doing so we can improve the time resolution of phase shifts by a
factor of 2. Theoretically, arbitrarily fine time resolution can be achieved simply by
increasing the factor of interpolation. In actuality, however, computational limits will exist.
Before generalizing further and discussing non-uniform discrete valued phase shifts, we
should briefly mention how decimation can be done in real time. As depicted in Figure 3-7,
when v[k] samples are being computed in real-time, an M-way switch rotates periodically,
directing v[k] samples to the same output position every M samples. Depending on what
the phase shift is, one of the output sequences will be the desired y[m].
0 . y[m]
2 (UM)F
3
4
M
Figure 3-7: Decimation in Real-Time.
One characteristic of the output of a uniform-phase-shift resampler is that all of the sample
values for the output sequence come from the same switch position. For example, if the
phase shift is At = (L/M)F, then y[m] will be the output sequence at switch position 1, as is
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the case in Figure 3-7. If the phase shift is At, then y[m] will be the output sequence at
switch position 2, and so on.
In the case of a time-varying phase shift resampler, the output sequence will not consist of
samples obtained by keeping 1 out of every M samples of v[k] at regular intervals. For
example, if the shifts for 5 consecutive samples are: At(l) = 0,
At(2) = 1,At(3)= 2, At(4)= 1,At(5)=0, then the output sequence will consist of the
samples marked with arrows in Figure 3-8.
x[n]
~V'.~~~
Figure 3-8: Time-Varying Phase Shift Resampling by Decimation
For a time-varying resampler, the system to pick the samples out of v[k] needs to be more
complicated than the one shown in Figure 3-7. Figure 3-9 shows a possible implementation
of real time decimation with non-uniform phase shift.
0 1
2
3
v[k]
LF
L
Decision y[m]
non-uniform sampling rate
Figure 3-9: Real-Time Decimation for Non-Uniform Phase Shift Resampling.
For every L samples of v[k] (which has the same real-time duration as one sample of x[n]),
the phase shift parameter At[n] is updated. It is given as the difference between the input
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sample time and the desired resampling time. The decision-making algorithm decides how
many, if any, samples should be used as samples in the output sequence and which switch
position they should come from.
Although we have improved computational efficiency by eliminating the need to compute
h(t) values for every input sample in real-time, there is still much inefficiency in this system.
For every M samples computed, only one is used as a sample in the output sequence. To
eliminate this inefficiency, we will solve the rate and phase problem using the polyphase
structure discussed in the next section.
3.3 Resampling using Polyphase Structure
This section will begin with an explanation of how polyphase structure is used in a zero-
phase-shift resampler. Then we will explain how this structure can be modified for a time-
varying phase shift resampler. Readers can find detailed discussions of the fundamentals of
polyphase structure in [8, Ch.3] and [13, Ch.4]. Only a brief explanation will be given
here.
There are two main reasons the resampler discussed in the previous section is not efficient.
First, in the interpolator, only every Lth input value is non-zero -- the multiplication of
zeros is wasted computation. Second, M-1 out of every M output samples are discarded --
the discarded values really didn't need to be computed at all. Before we address how to
eliminate such inefficiencies in a complete fractional rate change system, we will explain
how the interpolator and the decimator can each be made more efficient by the polyphase
structure.
In a decimator as shown in the right half of Figure 3-3, the decimation filter h[n] can be
represented in the z-domain as
H(z) = h[nM]z- M + z-' h[nM + l]z- M+-.. +z(M-) h[nM + M- 1]z- nM
(3.3.1)
We will use the following definitions:
h, [n] = h[Mn + 1],0 < < M- 1 (3.3.2)
and
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H,(z) = h[n]z - n
n=
and
E,(z) = H,(zM)
so
M-l M-l
H(Z)= Iz-'H,(zM) = z-tE(Z)
1=0 1=0
(3.3.4)
Graphically, e [n] is generated by taking samples of h[n] at the regular interval of M
samples. For example, in Figure 3-11, eo [n] is the sequence marked by black dots, e, [n]
is the sequence marked by gray dots, and e2 [n] is the sequence marked by white dots.
h[n]
Figure 3-10: Polyphase Decomposition of a Filter
Figure 3-11 shows the structural changes from an ordinary decimator to a polyphase
decimator.
x(n) -H(Z) IM y(n (a)
n
Z-I
( Z -!-- 'M -,y(nj
(b)
x(n) i . (Z
z
IM E-(- Z) y(n)
Z-I
(c)
Figure 3-11: Polyphase Representation of a Decimator
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(3.3.3)
Using the structure in Figure 3-11 (c) eliminates the inefficiency of calculating the discarded
values because the downsampling occurs before the filtering.
Similarly, interpolation can be done by polyphase structures as shown in Figure 3-12,
where
M-l
H(Z) = z-(M-'-)E, (zM ) (3.3.5)
1=0
x(n) H(z) y(n
(a)
T~ In
Z-1
Z- 1
L( l (nL y(n)
(b)
Figure 3-12: Polyphase Representation of Interpolation Filter
The inefficiency of multiplying by zero is eliminated because the upsampling occurs after
the filtering.
When we combine the decimator and the interpolator, we can exploit both inefficiencies.
Figure 3-13 shows the polyphase representation of fractional decimation. If we restrict L
and M to be relative primes, then upsampling and downsampling can be exchanged; further,
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there exist integers no and n, such that -nL + nM = 1. In that case, we can restructure
the fractional decimator through the intermediate transformations in Figure 3-13(b)-(d).
To obtain the structure in (e), we further decompose the polyphase components of the
interpolation filter into M components each. Interested readers should read [13, Ch.4] for
more details.
x(n) PL t·PH(Z) M t(-, ---- (-- -z) ,I
Z-I
E1(z) , IL
(a)
EL- I( L m(b )
(b)
-mL
LXZ~t·( TL D -nl MJ 0 1
-nlZ 
-
z i
-1(c IL m ( L 3 )
(c) (d)
x(n)
-I
(e)
-l EEM-I() y(m)
Figure 3-13: Polyphase Representation of Fractional Decimation
Although the polyphase structure shown in Figure 3-13(e) is very efficient, it lacks the
flexibility of having time-varying phase shifts. In Section 3.2, the inefficient decimator had
computed many discarded values -- values that are of a different phase than the zero-phase-
shift samples. When we needed to incorporate the time-varying phase shift resampler, we
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simply picked these discarded values instead. In the polyphase structure above, however,
the computation has been stream-lined so that it does not compute any value other than the
samples of zero phase shift. It would be desirable to combine the flexibility of the normal
resampling system and the efficiency of the polyphase resampling system is desirable.
Notice that the inefficiency at the interpolation filter, caused by multiplication of zeros,
does not increase the flexibility of the output samples' phase. Therefore, we can simply use
the polyphase interpolator shown in Figure 3-12 as part of our time-varying phase shift
resampler. Notice that, at any output sampling time, only one of the L branches is
producing non-zero values.
In order to eliminate the inefficiency at the decimator, we determine whether or not a value
will be discarded before its computation, and compute only the relevant values. Thus,
instead of computing all of the interpolated values and picking the ones we want, we will
decide which values we want first and then compute them. For each desired output y[m],
we determine the corresponding x[n] and which non-zero branch of the polyphase to use
(The other branches, after the upsampling and the delay, should yield zero.). This yields
the algorithm outlined below:
Let M T'
L T
T is the input sampling period. T' is the output sampling period.
If A, the discrete phase shift value, is an integer in the range (0, L-1),
then the real time shift = A -
L
For m = 0 to output_length
N = L mJ /* input index, increments when input increments */
b# = n mod L /*branch number, denotes which branch is in use */
y[m] = Yb#[N] /* compute desired output */
We only compute the values we want after the decimation, and the zero multiplications are
eliminated by the polyphase structure. Most importantly, this algorithm allows time-
varying phase shift.
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Chapter 4: NADC Symbol Timing Recovery System
The 4 DQPSK modem scheme was originally designed by P. A. Baker in the 1960s for
high speed transmission of data over telephone lines. Lately, its high bit-rate-to-bandwidth
ratio and robustness against fading have aroused great interest in the digital cellular mobile
communications community. It has been adopted for digital cellular mobile radio in the
North American Dual Mobile Cellular Systems (NADMCS) and for cellular phone system
in the North America Digital Cellular (NADC) standards. In this chapter we will integrate
what we have learned in the previous chapters and apply the resulting symbol timing
recovery system in the specific case of the NADC inputs [14].
In the two previous chapters, we discussed DPLL and resampling: the two most important
components of a symbol timing recovery system. Now we will integrate the two and
examine the whole system with the particular inputs specified by the NADC standard. We
will also develop the peripheral components of the system that link the DPLL and the
resampling operations. Figure 4-1 shows a general receiver in an NADC system, and this is
the context in which the symbol timing system must work.
Al
Sampling
Figure 4-1: General Receiver Structure
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4.1 . DQPSK Signals
One of the main functions the system must perform is to generate a symbol timing clock.
In order to design this, one must first examine the modulated waveform (input to the
receiver) and determine its relation to the symbol rate. In this section, we study the input
signal defined by the NADC standard to discover the characteristics that can be exploited
to determine symbol timing.
In X DQPSK modulation, a stream of bit pairs, each pair representing one of the four
possible digital values, is modulated in the following manner, [3]:
1. Each pair is mapped onto a phase change (A ) value according to Table 4-1.
bit pair Ac,
3n11
4
01
4
00 4
10 44
Table 4-1: Input bit pair to phase change mapping
Note that Gray code is used in the mapping: every two-bit pair that corresponds to adjacent
signal phases differ only in one single bit.
The phase constellation is shown in Figure 4-1. For alternate symbols, the phase will be
mapped onto the two alternate sets of 4-point phase constellations. Note that, in Figure 4-
2, the odd symbols are mapped onto phases of { 0, 7, - } while the even symbols are
mapped onto phases 3{ ,3 3 -4 }.4' 4 4' 4
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QFigure 4-2: 4 DQPSK Constellation Diagram
4
2. The complex modulated signal (Xk) is defined in the following equation:
Xk = Ejik
= E(A'k+ok-,)
Or, if we rewrite the complex number Xk in terms of its real (or "In-phase") and imaginary
(or "Quadrature") components so that xk = k + JQk, then each component can be defined as
follows:
Ik= Ik-I cos(Ak)- Qk-1 sin(A(k)
Qk= Ik-I sin(A(k) + Qk-l cos(A(k)
From the phase constellation diagram in Figure 4-2, we can deduce that for odd symbols
Ik, or Re[Xk], can take on the values {0, 1, -1 }; for even symbols, it can take on the values
{I, -Ai }; the same can be said about Qk- This can be verified with an eye diagram,
which overlaps segments with duration of the period to show the periodic nature of a
signal. Figure 4-3 shows an eye diagram of a 4 DQPSK modulated signal.
4
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2 3 4 5 6 7 8
eye_diagram
Figure 4-3: Eye Diagram of DQPSK Signal.
4
3. The output signal Xk is bandlimited with lowpass filter H(f) defined as follows:
9 10
(1-ca)
2T
H(f)I = 1 {1 - sini [(2JT - 1)}
y2~ 2a J
]H(f) = 0
(l-a) <
2T
(1+a)
2T
(l+a)
2T
where T is the symbol period. The roll-off factor, a, should be .35.
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1.5
1
0.5
0
-0.5
-1
-1.5
1
JH(f) = 1
4. The final output is not necessarily transmitted at baseband. Sometimes it can be further
modulated to a carrier frequency (co,) before transmission. Figure 4-4 illustrates the
modulation process conceptually.
MultiDlier
3(t)
Multiplier
Figure 4-4: Final Processing Before Transmission in -4 DQPSK Modulation.
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4.2 The Periodicity in the DPLL Input
As mentioned in Chapter 2, the input to a PLL must have certain characteristics in order
for the DPLL to lock on. Ideally, the input will be a single tone sinusoid oscillating at the
uncontrolled frequency ( the frequency at which the VCO oscillates when its input voltage
is zero) of the DPLL. However, such inputs are not realistic. Fortunately, a DPLL allows
some stopband noise (anything other than the frequency component we want to lock on is
considered noise for this system) and a slight frequency deviation. The constraint on the
noise is that, when modulated by the VCO output, it must fall in the stopband of the DPLL,
so that it can will be filtered out and not affect the output frequency of the VCO. In other
words, any dominant noise frequency component must occur at frequencies far enough
away from the locking frequency so as not to interfere with the desired lock frequency
component. The constraint on the frequency deviation is that it must be close enough to
the nominal frequency (what we set the DPLL's uncontrolled frequency to be) so that it is
within the passband of the DPLL. Therefore, a lockable input must have a very localized
local maximum at the locking frequency (which needs to be close to the nominal
frequency). In this section we will show how one can use a non-linear operation to
transform the 4 DQPSK modulated signal into one that has the required characteristics
for the DPLL to work.
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As mentioned in the previous section, the DQPSK constellation diagram consists of
two sets of possible phase values. For every other symbol, the modulated signal will have a
phase value that comes from the same set of phases. This causes a periodicity of two
symbol intervals, hence a frequency of half the symbol rate. Our goal is to extract and
transform this periodicity into a signal that has a locally dominant frequency component at
the symbol frequency. One way to transform a dominant frequency at half the symbol rate
into one at the symbol rate is by squaring the signal. When a signal is squared in the time
domain, its frequency domain representation is convolved with itself, hence pushing the
dominant frequency to a frequency twice as high. A research in this area reveals that many
other non-linearities can be used for our purposes.
For the particular DPLL structure we are using, it is also necessary for the input signal to
be real valued. The particular DPLL in our system generates real sinusoidal VCO outputs,
which can only lock onto real signals. We can get a real signal with symbol duration
periodicity by the following non-linear operation:
DPLL_ input[n] = 12[n] + Q2 [n],
where I and Q are the in-phase and quadrature components of the modulated signal. Figure
4-5 is the frequency domain representation of the signal obtained by passing a typical 4
4
DQPSK signal through the non-linear operation specified above. This particular example
has a digital symbol frequency of- 1.2566 (5 samples per symbol). In Figure 4-5 we can
5
indeed see a local maximum at that frequency, and this can be exploited to generate the
symbol timing clock.
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peak at 2pi/5
1 1.05 1.1 1.15 1.2 1.25 1.3 1.35 1.4 1.45 1.5
Figure 4-5: Input Signal to DPLL for -4 DQPSK Signal.
4
Given a signal like this, the DPLL can down-convert the local maximum to baseband and
filter out the higher frequency noise to obtain a sinusoid of digital frequency -.
5
4.3 Extracting Sample Timing Information from Symbol Timing Clock
Now that we have a single-tone sinusoid from the DPLL, there are many ways to extract
the timing information from this signal. One way of extracting the phase of this sinusoid is
simply to keep track of the phase value used by the VCO to generate the sinusoidal output.
When the PLL is implemented by software, such as with our DPLL, this is easy to achieve.
However, if we implement a VCO whose phase value is not directly accessible, we might
need to extract the phase of the sinusoid. The method we are going to discuss here uses
both the sinusoid and its quadrature.
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The first step in extracting the timing information from a sinusoid is to determine the phase
(ranging from 0 to n) of the sinusoid. Given the value of a point on the sinusoid, it is
unfortunately not possible to determine a unique value of phase. With a pair of such
values, one from the quadrature sinusoid, the mapping is unique. Luckily, it is very easy
for the VCO to generate a quadrature as well as an in-phase sinusoid. The algorithm
breaks the 2 range into 4 sub-ranges. In each of the four sub-ranges, one of four
conditions holds true, and the value of the phase can be determined uniquely from the value
of the sinusoid. Table 4-2 summarizes this result, using A as the amplitutde of the
sinusoids, yi as the value of the in-phase sinusoid, and y, as the value of the quadrature
sinusoid:
range condition 0 value
-7t •0< -- Asin( yq )-Acos( yi ) = - X -Acos( yi ) or -- Asin( yq )
2
- < 0 < 0 Asin( yq) = -Acos( y, ) -Acos( yi ) or Asin( yq )
2
0 < 0 <-; Asin( yq ) = Acos( y, ) Acos( yi ) or Asin( yq )
2
C < 0 < s Asin( yq )+Acos( y ) = X Acos( y ) or -Asin( yq )
2
Table 4-2: Extracting phase (0) from sinusoid ( yi) and its quadrature ( yq )
Once we have determined the phase of the VCO output, the next step is to determine
where, if at all, the resampling points should be between any two input samples. In order
to do so, we need to generate a table of resampling locations. Our goal is to resample each
symbol with an integer number of samples centered around the middle of the symbol
duration. For example, if the symbol is to be centered at the rate of 5 symbols per sample,
3c
the input should be resampled when the VCO output is in the following phases: -, -, n,
5 5
7 9n
, -. For every input sample, we will go through the list of desired resampling locations
5 5
and check to see if one falls in between the current sample and the previous sample. If so,
an interpolation will be done by the resampler.
As illustrated in Figure 4-6, the sampling time information extracted from the DPLL clock
signal will be used to resample the input signal. The form in which this timing information
can be passed on is arbitrary; we just need to be consistent. Let us choose to normalize the
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interval between two input points to 1, and then pass the normalized difference between the
resampling point and the previous point on to the resampler. For example, if the two input
IE 37c
points we are dealing with have phases of - and , we will find the resampling point in
4 4
37cbetween corresponds to a VCO output phase of The difference between the
5
resampling point and the previous point will be -- = . The phase difference
4 5 20
3Ec Ec 2E
between the two input points is - . The normalized resampling time shift is thus
4 4 4
37 2E
= 0.3. The value we pass to the resampler will thus be 0.3.
20 4
a cycle of VCO output
77t 97t
0
duratio1
t_before
tresamp
e
of one symbol
time
t_after
Figure 4-6: Timing Information Extraction
4.4 Interpolation
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In Chapter 3, we discussed many resampling schemes. Depending on the scheme
employed, the timing information will be utilized differently. For an analog shifted-LPF
resampler (described in Section 3.1), the real number value 0.3 in the previous example will
be used as the time domain shift of the LPFs. The LPFs will be shifted by three tenths of
an input sample interval.
If the resampling scheme requires discrete phase shifts, the real value passed to the
resampler might have to be rounded to the nearest allowed value. Figure 4-7 shows a
resampling system tailored specifically towards NADC signals.
stream of bit
pairs Pi/4
DQPSK-
lnon- PD LPF
linearity
I
VCO
Resampled Q
Resampled I
Figure 4-7: Data Flow in NADC Symbol Timing Recovery
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4.5 Testing the System with a Phase Step Input
In this section, the system is tested. We will use a controlled input: a single tone sinusoid
with phase step at n = N and a frequency slightly different from the nominal frequency
(which is also the uncontrolled frequency in the VCO). This controlled input x[n] can be
described by the following equations:
0 < n < N: x[n] = sin((1 + Ao)oon)
N < n < length: x[n] = sin((l + Ao)On + A4D)
Given this input, we can predict the behavior of the DPLL qualitatively. If we observe the
phase of the VCO output, we should see a ramp with a disturbance at time n = N. The
disturbance resembles the damped oscillation we discussed in Chapter 2. Figure 4-8 shows
the VCO output phase around the time the phase step occurs. The parameter values are:
N = 2000, A4D =.1 , and Aco =.l .It indeed behaves as we expected.
phase step and frequency deviation
3.3
2000 2100 2200 2300 2400 2500 2600 2700 2800
Figure 4-8: Ramp Caused by Frequency Deviation Plus Effects of Phase Step
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Chapter 5: Conclusion
5.1 Summary
One problem in digital telecommunication is synchronization, which happens at three
levels: the carrier level, the bit level, and the packet level. The bit level synchronization,
also called symbol timing recovery, involves resampling the transmitted signal at sampling
rates optimal for the purpose of demodulation at the receiver.
To understand what determines the desirability of sampling times, one must be aware of
two issues. First, the middle of each symbol duration is the best time to sample because it
is when the signal has the least intersymbol interference. Second, in order to have a
sample at the center of each symbol duration, it is essential that the sampling rate be an
integral multiple of the symbol rate. Based on these criteria for desirable sampling times,
one can easily derive the ideal sampling times at which we wish to resample our
waveform.
The resampling is divided into two tiers. First, we use a digital phaselock loop, locked
onto the symbol rate, to determine the timing of the original samples in relation to the
symbol. From this information, one can determine the ideal resampling times (which can
be derived analytically) relative to the original sampling times. Second, we compute these
new samples using the notion of fractional rate change, while keeping the rate difference a
time-variant parameter.
The digital phaselock loop is a theoretical extension of the analog phaselock loop. Like
any other analog-to-digital conversion, it can be designed with methods such as the
bilinear transformation or impulse invariance applied to the analog version. Analysis done
directly in the digital domain reveals that the behavior of digital phaselock loops is similar
to that of analog ones. In designing the phaselock loop, one must consider the trade-offs
among transition time, the tracking bandwidth, and the steady state error- characteristics
of the loop that can be varied with different design parameters.
Change of sampling times can conceivably be done with analog reconstruction followed by
resampling. When approximations can be made, however, it is easier to resample digitally.
If the new sampling rate is constant relative to the old sampling rate, one can achieve
fractional rate change by combining integral interpolation and decimation. The problem of
the phase change can be easily accomplished by controlling which samples to discard in
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the process of decimation. When the phase varies with time, as is the case of symbol
timing recovery, the control of which to discard must also vary with time.
The problem with the traditional fractional rate change is the inefficiency. Not only does it
compute discarded samples, but it also performs many multiplications by zero. The
solution to this inefficiency lies in polyphase resampling. In software, unlike in hardware
where the parallel polyphase branches are truly implemented, one must rely on an
intelligent choice of which branch to compute. Merging that with the idea of time-varying
phase change, one can solve the resampling problem with a modified polyphase algorithm.
To integrate the entire timing recovery system for NADC signals, one must go through the
following process. First, one ensures the signal has been converted to baseband. Then,
using appropriate non-linear operations, the symbol frequency component must be
enhanced. The phaselock loop then produces a single tone sinusoid in phase with the
symbols. The phase information can be used to control the time-varying polyphase
resampling structure. Our study of each component of the system proves its functionality.
5.2 Further Extensions
This thesis has covered the development of a functional solution for the symbol timing
recovery problem. Although some inefficiency issues are addressed, the solution is by no
means optimal. Some possible extensions involve studying other synchronization
problems and optimizing the present work.
Other synchronization problems include carrier and packet synchronization. These
problems, along with other timing problems such as channel equalization, all have room
for exploration. Interested readers can consult [15] for an overview.
As for optimizing the present work, there are also many possibilities. One is the study of
other resampling algorithms, such as the ones described in [16]. Polyphase resampling,
though efficient, incorporates many fundamental concepts found in traditional fractional
rate change schemes. Literature such as [15] offer insight into radically different
approaches, which might prove to be more efficient.
Besides changing the approach drastically, it is also worthwhile to do more studies parallel
to the current thesis. One can, for example, quantify the phaselock loop design procedure
or tabulate the system response to different parameter values. One might also quantize the
precision of the resampling process versus the computational requirements. One merit of
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these kinds of studies, compared to the previous suggestions that deviate drastically from
the approach taken in this thesis, is that their functionality is already demonstrated. With
the background provided in this thesis, such studies can yield immediate and practical
results.
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Appendix
A. Black's Formula for Feedback Loop
Another way to derive the transfer function of a PLL is by using Blacks Formula [6].
Black's formula states that, for a feedback structure of the form in Figure A-1,
Y(s)
Figure A-1: Structure of Feedback Loop for Black's Formula
the transfer function will be the following:
Y(s) K(s)
X(s) 1+ P(s)K(s) (A.1)
The VCO is essentially a phase integrator in the linearized model (in which the sinusoidal
signals are approximated by their phase and the sinusoidal multiplier, or phase detector, is
assumed to be a phase adder). Recall that integrators have the transfer function - while
S
the differentiaters have transfer function s. Thus, the PLL can be seen as the structure in
Figure A. 1, with the following substitutions:
(s) = 1
1 (A.2)K(s) = Ko- F(s)
S
The transfer function has the following form:
Or(s) KoF(s)ls
Ox (s) 1 + KoF(s)/ s
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which is equivalent to Equation (2.1.8).
B. Derivation of Digital Phaselock Loop with Impulse Invariance
In the method of Impulse Invariance, the differentiation operation in an analog system is
approximated by a difference between two consecutive samples in the corresponding digital
system. Therefore, the transfer functions between the two systems are related by the
following equation, [17]:
Hd(Z) = Ha(S)Js=-z-l (B.1)
Using this equation, we can write the following expressing for our DPLL:
1VCO = 1-1 (B.2)
LPF = K1 + K2( 
The loop transfer functions for the PLL is
1
Or(Z) 1 -z F(z) (K1+ K2)-Klz- (B.3)
X (Z) 1+ 1 F(z) (1+ K1+ K2)-(2 + K)z - + -2
Similarly, the transfer function between the input and the error term is
0e(z) 1 (1-z-l) 2O (z) 1 (B.4)Ox(z) 1+ F(z) (1+ K1+K2)-(2+Kl)z - 1 + Z- 2
1-Z-I
Now we are ready for steady state analysis. We will examine the case of a phase step.
Phase Step Response
A digital step function has the following z-transform:
ADu[n] -- U(z) = 
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Combining the above equation and Equations B.3 yields:
e W 1 Z-- (1 + K1 + K2)- (2 + Kl)z -1 + z- 2
= ^D¢( - z) (B.5)
(1 + K + K2)- (2 + K1)z-1 + z-2
Using Equation B.5 and the final value theorem (2.3.5), we can predict the steady state
loop response to a phase step:
lim e[n] = lim(Z-1)Oe(z) (B.6)
=0. 0
=0 (1+ K1+ K2)-(2+K1)+l
0
=0. =O
K2
For this design of PLL, the phase error will eventually converge to zero, resulting in
phaselock condition!
The frequency step and ramp analysis for a DPLL derived by impulse invariance is similar
to that described in Section 2.3 for a DPLL derived by bilinear transformation; thus, to
avoid redundancy, we will not include that analysis here.
C. Derivation of the DPLL Transfer Function Impulse Response
If we assume the linearized model is adequate (i.e., the phase error term is small enough to
allow sin(x) = x approximation), we can use the previously derived loop transfer function
in our analysis of PLL transient time. Recall that the closed loop transfer functions we
discussed in sections 2.3 and 2.4 have second order polynomials in the denominator; thus,
they can be written in the following form:
Oe A(z) (C.1)
ox 1- 2rcos0z - ' + r2 2-2
where A(z) is a finite order polynomial of the form:
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A(z)= a + alz - ' + a2Z-2+...+aLz- L
The impulse response will be of the form:
(C.3)I ak(n - k)* h(n)
k
where h(n) is the inverse z-transform of 11-2rcos z-'+r2 z-2 ' Using a partial fraction
expansion:
H( z) + r2 2
1- 2rcos z- + r2 z- 2
1
(1- r eje z-)(1 - r e- z-1)
Cl + C2
(1-rejOz-') (1-re-iz -'l)
Use residue analysis to find the constants C1 and C2
C = H(z) 
1 -r e ij z-1 =rejO (1-e -2 j )
C2= H(z) 1- re- j z-IZ=re-JO (1 - ej 2 0 )
(C.4)
(C.5)
(C.6)
The answer should be checked against the term matching conditions obtained by cross
multiplication:
I + C2= 1
C1 r e-j z- 1 + C2r eje Z- = 0
Now we are ready to write down the expression for h(n):
h[n] = C (reiJ)" + C2(re-J)
1 einrn + 1 e-jOnrn
1 I- ej 1 -+ e- j r1-e~~1 ej
(C.7)
1- cos 0- jsin 0 -t 1- cos 0+jsinO
rn ( e(l- e- je ) + e-n (1 - eJ))
(1 - cos O)2 + sin2 0
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(C.2)
rn(ejOn-iej (n- l) + e-jOn _ e- j( n -l ))
(1- cos 0)2 + sin2 0
2 cos On - 2 cos O(n - 1)
(1 -cosO) 2 +sin 2 0
2r n [cos On - cos On cos 0 - sin On sin 0]
(1- cos 0)2 + sin2 0
2rn [cos On(1 - cos 0)- sin On sin 0] (C8
(1 - cos 0)2 + sin2 0
It is difficult to get any insight from Equation 2.5.8; thus, we transform it in the following
manner:
Let D = (rcos0 - 1)2+ sin2 0 ; ifwe let (rcos-1)= cos D
sin 0
then-= sin W.
D
2Dr' (1 - cos) sinOh[n] = [cos n.0D[cos - sin On-](1 - cos) + sin2 0 D D
cos M; sin v
2r nD(cos On cos i - sin On sin W)
(1 - cos 0)2 + sin2 0
2D
o 2D _ r ncos(On+) (C.9)(1 + cos0)2 + sin2 0 ,
env oscillation
const
D. C-code Simulating a DPLL
/* pll_.c gets input x and x_orig from files x.dat and x_orig.dat */
/* read them into arrays x and x_orig. x is the signal PLL locks on. */
/* x_orig is the signal that needs to be resampled. */
/* The output of the pll, array r, will be stored in file r.dat. */
*******************************************************nclude <stdio.h
#include <stdio.h>
#include <math.h>
#define INPUT_LEN 4000
#define RATE 2*pi/5 /*PLL central frequency*/
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#define SAMPLE_PER_SYM 5 /*output sample per symbol*/
#define fc 0.6
#define zeta .7071
#define fsamp 125
#define omegn 2*pi*fc/fsamp
/*
KI+(K2-K1)z-1
LPF = ------------------
1 - z-1
kk.l + kk2z-1
1- z-1 
#define kkl (omegn*omegn/4.0 + zeta*omegn)
#define kk2 (omegn*omegn/4.0 - zeta*omegn)
#define K1 kkl
#define K2 (kkl+kk2)
#define RR sqrt((1-K+K2)/(1 +K1+K2))
#define THETA acos((1-K2)/(1+K1+K2)/RR)
#define NUM_OF_TAB 171
#define pi 3.141592
#define DEVIATE 0 /* frequency deviation */
double varphi_in;
double normalize(double, double, double);
double LPFBILIN(double, double, double, double, double);
double find_ang(double, double);
int are_equal(double, double, double);
double next_sample(double, double, double *);
double oscil(int, double);
double osquad(int, double);
double *create_samp_time(int);
double phase_detec(double, double);
double *create_shifted_sync(double, int);
/*
67
* tcur and tnext are input samples, interval is fixed in real time
* this routine normalizes the radian interval between the two to 1
* and normalizes tsampdiff accordingly.
*/
double normalize(double tsampdiff, double tcur, double tnext)
{
double y;
if ((tnext-tcur) > 0) {
y = tsampdiff/(tnext-tcur);
} else {
y = tsampdiff/(tnext+2*pi-tcur);
}
return y;
double LPFBILIN(double kl, double k2, double ynl, double xnl, double xn)
{
return (ynl +(K1 +K2)*xn+(K2-Kl)*xnl);
double find_ang(double cos_y, double siny)
{
double min_diff, y, acosy, asiny, differences[4];
int cos_is_better, i, case num;
acosy = acos(cos_y);
asiny = asin(sin_y);
if ((acosy<3*pi/4) && (pi/4<acosy))
cos_is_better = 1; /* cos is in linear region */
else
cos_is_better = 0; /* sin is in linear region */
differences[O] = fabs(acosy - asiny);
differences[1] = fabs((acosy+asiny) - pi);
differences[2] = fabs(asiny - (-acosy));
differences[3] = fabs((-acosy+asiny) - (-pi));
min_diff = differences[O];
case_num = 0;
for (i=1; i<4; i++) {
if (differences[i]<min_diff) {
min_diff = differences[i];
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case_num = i;
if (min_diff >=. 1)
printf("WORRY! mindiff large\n");
if (case_num == 0 ) {
if (cos is better)
y = acosy; /* 0 <= y <= pi/2*/
else
y = asiny;
} else if (case_num == 1 ) {
if (cos_isbetter)
y = acosy; /* pi/2 to pi */
else
y = pi - asiny;
} else if (casenum == 2) {
if (cos is better)
y = -acosy;
else
y = asiny; /* -pi/2 < y < O */
} else if (case_num == 3 ) {
if (cosisbetter)
y = -acosy; /* -pi < y < -pi/2 */
else
y = -pi-asiny;
} else {
y = 888;
printf("find ang err:r%f rq%f case%d\n", cos_y, sin_y,
case_num);
printf("acos%f asin%f\n", acos(cos_y),asin(sin_y));
}
while (y<O)
y = fmod(y+2*pi, 2*pi);
return y;
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int are_equal(double tolerance, double a, double b)
{
if (fabs(a-b)<=tolerance)
return 1;
else
return 0;
I
double next_sample(double t_before, double t_after, double *sample_time_array)
{
int i;
double y;
i =0;
y = 999; /*impossible value*/
while (i< SAMPLE_PER_SYM)
{
if (t_before>t_after) /* case of t_after wrap around*/
{
if (sample_time_array[i]<=tafter) /*sample also wrap*/
y = sample_time_array[i]; /*maybe this point*/
else /* sample didn't wrap around*/
if (sample_time_array[i]>t_before)
{
y = sample_time_array[i];
break; /*definitely this one*/
}
}
else
{
if (sample_time_array[i]>t_before)
if (sample time_array[i]<=t_after)
{
y = sample_time_array[i];
break;
}
i++;
return y;
}
double oscil(int i, double phi_in)
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{
extern double var_phiin;
var_phi_in = var_phiin+phiin;
return cos((DEVIATE+RATE)*i+var_phi_in);
I
double osquad(int i, double phi_in)
{
extern double var_phi_in;
var_phiin = var_phiin+phiin;
return sin((DEVIATE+RATE)*i+var_phi_in);
I
double phase_detec(double pd_in, double oc_out)
{
double y;
y = pd_in*oc_out;
printf("in phase_detec: e=%f r=%f x=%f\n",y,oc_out, pd_in);
return y;
double *create_samp_time(int samp_persym)
{
double *y;
int i,test;
y = (double *) malloc(sizeof(double)*samp_per_sym);
test = samp_persym % 2;
if (O != test)
I
printf("odd number of samples\n");
for (i = 0; i < samp_per_sym; i++)
y[i] = (i+.5)*2*pi/samp_persym;
}
else
I
printf("even number of samples\n");
for (i = O0; i < samp_per_sym; i++)
y[i] = (i-I)*2*pi/samp_per_sym;
I
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return y;
}
double *create_shifted_sync(double del_t, int num_of_tab)
{
int i, middle;
double *y;
middle = ceil(num_oftab/2);
y = (double *) malloc(sizeof(double)*numof tab);
if (y==NULL)
{
printf("allocation of y fail, create shifted sync\n");
exit(l);
}
for (i = O0; i < numof tab; i++)
if ((pi*(i-middle)-del_t)==O)
y[i]= 1;
else
y[i] = sin(pi*(i-middle)-delt)/(pi*(i-middle)-delt);
return y;
}
main(
{
double x[INPUT_LEN];
double r[INPUT_LEN+ 1];
double rq[INPUT_LEN+1];
double e[INPUT_LEN];
double yy[INPUT_LEN];
double tsamp_diff;
FILE *phifile, *tsamp_file, *x_file, *r_file, *rq_file, *y_file, *e_file;
FILE *KKl_file, *KK2_file, *RR_file, *Theta_file, *omegan_file, *zeta_file;
double *sample_time_array;
double *sync_ary;
double tcur, t next, t_before, t_after, tsamp;
double temp;
int i, j, minndex, max_index;
x_file = fopen("x.dat", "r"); /* I^2 + QA2 input data */
r_file = fopen("r.dat", "w"); /* sine (output of pll) */
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rq_file = fopen("rq.dat", "w"); /* cosine (output of pll) */
y_file = fopen("y.dat", "w"); /* low-pass phase error */
e_file = fopen("e.dat", "w"); /* phase error */
tsamp_file = fopen("tsamp.dat", "w"); /* desire sampling points */
/* wrt to previous */
/* sample point */
RR_file = fopen("RR.dat", "w"); /* radius of digital pole */
Theta_file = fopen("THETA.dat", "w"); /* angle of digital pole */
omegan_file = fopen("omegan.dat", "w"); /* analog natural frequency */
zeta_file = fopen("zeta.dat", "w"); /* analog damping factor */
phi_file = fopen("phi.dat", "w"); /* phase of VCO output */
KKl_file = fopen("KKl.dat", "w"); /* phase of VCO output */
KK2_file = fopen("KK2.dat", "w"); /* phase of VCO output */
fprintf(RRfile, "%f', RR);
fprintf(Thetafile, "%f', THETA);
fprintf(omegan_file, "%f', omegn);
fprintf(zeta_file, "%f', zeta);
fprintf(KKl_file, "%f', Ki);
fprintf(KK2_file, "%f', K2);
r[O] = oscil(0,0); /* Initialize first output point of VCO */
rq[O] = osquad(0,0); /* same for quadrature */
fprintf(r_file, "%\n", r[O]);
fprintf(rqfile, "%f\n", rq[O]);
fprintf(phifile, "%f\n", var_phi_in);
/*
* Given desired sample per symbol, generate array with
* evenly spaced samples between 0 and 2 Pi.
* Centered at Pi. Length = #samples per symbol.
*/
sample_time_array = create_samp_time(SAMPLE_PER_SYM);
printf("SAMPLE_PER_SYM = %d\n", SAMPLE_PER_SYM);
for (i=O; i<SAMPLE_PER_SYM; i++) {
printf("%f ", sample_time_array[i]);
}
printf("\n");
j = 0;
for (i = O0; i<INPUT_LEN; i++)
{
fscanf(x_file, "%le", &temp);
x[i] = temp;
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/* x[i] = 0; /*zero input test case*/
e[i] = phase_detec(x[i], r[i]); /* x[i] * r[i] */
fprintf(e_file, "%f ", e[i]);
printf("in main: e=%f\n", e[i]);
/* Implement low-pass filter */
/* First case covers initial conditions, because */
/* last does not exist */
if (i==O) {
yy[i] = LPFBILIN(Kl,K2,0,0,e[i]);
fprintf(y_file, "%f ", yy[i]);
} else {
yy[i] = LPFBILIN(K1,K2,yy[i-],e[i-],e[i]);
fprintf(y_file, "%f ", yy[i]);
/*
* Generate the next output of the VCO
*r[il] = oscil(i, yy[i
r[i+l] = oscil(i, yy[i]);
rq[i+ntf(r] osquad(i, yy[i]);
fprintf(r_file, "%f\n", r[i+ 1]);
fprintf(phifile, "%f\n", var_phi_in);
/*
* Determine position in radians.
*/
t_cur = find_ang(r[i],rq[i]);
/*printf("tcur is %f, r is %f, rq is %f\n", t_cur, r[i], rq[i]);
*/
t_next = find_ang(r[i+l],rq[i+l]);
/*printf("tnext is %f, r is %f, rq is %f\n", t_next, r[i+l], rq[i+l]);
*/
tbefore = tcur;
t_after = t_next;
I*
* tsamp is a desired sampling point.
* if 2 samples, between t_before and t_after,
* next_sample returns the first one.
*tsamp = nextafter, sample
tsamp = next_sample(t_before, tafter, sample_time_array);
/*
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* If no desire samples, return 999
*/
if (are_equal(O.0005, tsamp,999)) {
tsamp_diff = 999;
fprintf(tsampfile, "%f\n", tsamp_diff);
printf("r%f cur%f bef%f sam%f nex%f aft%f rl%f\n", r[i], tcur, t before, tsamp,
t_next, t_after, r[i+ 1]);
}
while (tsamp != 999) {
tsamp_diff = fmod(tsamp-t_before+2*pi,2*pi);
tsamp_diff = normalize(tsamp_diff, t_cur, t_next);
fprintf(tsamp_file, "%f\n", tsamp_diff);
printf("i=%d cur=%f bef=%f tsamp=%f nex=%f aft=%f\n",i, t_cur, t_before, tsamp,
t_next, t_after);
j++;
t_before = tsamp;
tsamp = next_sample(t_before, t_after, sample_time_array);
}
close(x_file);
close(r_file);
close(rq_file);
close(tsamp_file);
close(omegan_file);
close(zetafile);
close(phifile);
close(tsamp_file);
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